The SN54ACT3632 is a high-speed, low-power CMOS clocked bidirectional FIFO memory. It supports Clock frequencies up to 50 MHz and has read access times as fast as 11 ns. Two independent 512 36 dual-port SRAM FIFOs on the chip Buffer data in opposite directions. Each FIFO has flags to indicate empty and full conditions and two programmable flags (almost full and almost empty) to indicate when a selected number of words is stored in memory. Communication between each port CAN bypass the FIFOs via two 36-bit mailbox Registers Each mailbox Register has a flag to signal when new mail has been stored. Two or more devices CAN be used in parallel to create wider data paths. The SN54ACT3632 is a clocked FIFO which means each port employs a synchronous Interface All data transfers through a port are gated to the low-to-high transition of a port Clock by enable signals. The Clocks for each port are independent of one another and CAN be asynchronous or coincident. The enables for each port are arranged to provide a simple bidirectional Interface between Microprocessors and/or buses with synchronous control. By Texas Instruments
Part Manufacturer Description Datasheet Samples
SN54ACT3632HFP Texas Instruments 512 x 36 x 2 Synchronous Bidirectional FIFO Memory 132-CFP -55 to 125
SN54ACT3632 's PackagesSN54ACT3632 's pdf datasheet

SN54ACT3632 Pinout, Pinouts
SN54ACT3632 pinout,Pin out
This is one package pinout of SN54ACT3632,If you need more pinouts please download SN54ACT3632's pdf datasheet.

SN54ACT3632 circuits will be updated soon..., now you can download the pdf datasheet to check the circuits!

Related Electronics Part Number

Related Keywords:

SN54ACT3632 Pb-Free SN54ACT3632 Cross Reference SN54ACT3632 Schematic SN54ACT3632 Distributor
SN54ACT3632 Application Notes SN54ACT3632 RoHS SN54ACT3632 Circuits SN54ACT3632 footprint
Hot categories