DUAL 2-LINE TO 4-LINE DECODERS/DEMULTIPLEXERSThe HCT139 devices are designed for
high-performance memory-decoding or
data-routing applications requiring very short
propagation delay times. In high-performance
memory systems, these decoders CAN minimize
the effects of system decoding. When employed
with high-speed Memories utilizing a fast enable
circuit, the delay time of these decoders and the
enable time of the memory usually are less than
the typical access time of the memory. This means
that the effective system delay introduced by the
decoders is negligible. By Texas Instruments
|
|
|
| SN54HCT139 Pb-Free | SN54HCT139 Cross Reference | SN54HCT139 Schematic | SN54HCT139 Distributor |
| SN54HCT139 Application Notes | SN54HCT139 RoHS | SN54HCT139 Circuits | SN54HCT139 footprint |
