3.3-V ABT SCAN TEST DEVICE WITH 18-BIT UNIVERSAL BUS TRANSCEIVERS

The SN54LVT18502 scan test device with 18-bit universal Bus Transceivers is a member of the Texas Instruments SCOPE testability integrated-circuit family. This family of devices supports IEEE Standard 1149.1-1990 boundary scan to facilitate testing of complex circuit-board assemblies. Scan access to the test circuitry is accomplished via the 4-wire test access port (TAP) Interface Additionally, this device is designed specifically for low-voltage (3.3-V) VCC operation, but with the capability to provide a TTL Interface to a 5-V system environment. In the normal mode, this device is an 18-bit universal Bus Transceiver that combines D-type Latches and D-type Flip-Flops to allow data flow in transparent, latched, or clocked modes. It CAN be used either as two 9-bit transceivers or one 18-bit transceiver. The test circuitry CAN be activated by the TAP to take snapshot samples of the data appearing at the device pins or to perform a self test on the boundary-test cells. Activating the TAP in the normal mode does not affect the functional operation of the SCOPE universal Bus Transceivers Data flow in each direction is controlled by output-enable (OEAB and OEBA), latch-enable (LEAB and LEBA), and Clock (CLKAB and CLKBA) inputs. For A-to-B data flow, the device operates in the transparent mode when LEAB is high. When LEAB is low, the A-bus data is latched while CLKAB is held at a static low or high Logic level. Otherwise, if LEAB is low, A-bus data is stored on a low-to-high transition of CLKAB. When OEAB is low, the B outputs are active. When OEAB is high, the B outputs are in the high-impedance state. B-to-A data flow is similar to A-to-B data flow, but uses the OEBA, LEBA, and CLKBA inputs. In the test mode, the normal operation of the SCOPE universal Bus Transceivers is inhibited and the test circuitry is enabled to observe and control the I/O boundary of the device. When enabled, the test circuitry performs boundary-scan test operations according to the protocol described in IEEE Standard 1149.1-1990. Four dedicated test pins are used to observe and control the operation of the test circuitry: test data input (TDI), test data output (TDO), test mode select (TMS), and test Clock (TCK). Additionally, the test circuitry performs other testing functions such as parallel-signature analysis (PSA) on data inputs and pseudo-random pattern generation (PRPG) from data outputs. All testing and scan operations are synchronized to the TAP Interface Active bus-hold circuitry is provided to hold unused or floating data inputs at a valid Logic level. The SN54LVT18502 is characterized for operation over the full military temperature range of 55C to 125C. By Texas Instruments
SN54LVT18502 's PackagesSN54LVT18502 's pdf datasheet



SN54LVT18502 Pinout, Pinouts
SN54LVT18502 pinout,Pin out
This is one package pinout of SN54LVT18502,If you need more pinouts please download SN54LVT18502's pdf datasheet.

SN54LVT18502 circuits will be updated soon..., now you can download the pdf datasheet to check the circuits!

Related Electronics Part Number

Related Keywords:

SN54LVT18502 Pb-Free SN54LVT18502 Cross Reference SN54LVT18502 Schematic SN54LVT18502 Distributor
SN54LVT18502 Application Notes SN54LVT18502 RoHS SN54LVT18502 Circuits SN54LVT18502 footprint
Hot categories