2Gbps LVDS/LVPECL/CML To LVPECL Repeater/Translator
The SN65LVDS100 SN65LVDT100 SN65LVDS101 and SN65LVDT101 are a high-speed differential receiver and driver connected as a repeater. The receiver accepts low-voltage differential signaling (LVDS), positive-emitter-coupled Logic (PECL), or current-mode Logic (CML) input signals at rates up to 2 Gbps and repeats it as either an LVDs or PECL output signal. The signal path through the device is differential for low radiated emissions and minimal added jitter.
The outputs of the SN65LVDS100 and SN65LVDT100 are LVDs levels as defined by TIA/EIA-644-A. The outputs of the SN65LVDS101 and SN65LVDT101 are compatible with 3.3-V PECL levels. Both drive differential transmission lines with nominally 100- characteristic impedance.
The SN65LVDT100 and SN65LVDT101 include a 110- differential line termination resistor for less board space, fewer components, and the shortest stub length possible. They do not include the VBB Voltage Reference found in the SN65LVDS100 and SN65LVDS101. VBB 7ec provides a Voltage Reference of typically 1.35 V below VCC for use in receiving single-ended input signals and is particularly useful with single-ended 3.3-V PECL inputs. When not used, VBB should be unconnected or open.
All devices are characterized for operation from ?40C to 85C.
By Texas Instruments
|SN65LVDS101 Pb-Free||SN65LVDS101 Cross Reference||SN65LVDS101 Schematic||SN65LVDS101 Distributor|
|SN65LVDS101 Application Notes||SN65LVDS101 RoHS||SN65LVDS101 Circuits||SN65LVDS101 footprint|