Serdes (Serializer/Deserializer) Receiver
The SN65LVDS96 LVDs serdes (serializer/deserializer) receiver contains three serial-in 7-bit parallel-out Shift registers a 7 Clock Synthesizer and four low-voltage differential signaling (LVDS) line receivers in a single integrated circuit. These functions allow receipt of synchronous data from a compatible transmitter, such asthe SN65LVDS95 over four balanced-pair conductors and expansion to 21 bits of single-ended LVTTL synchronous data at a lower transfer rate.
When receiving, the high-speed LVDs data is received and loaded into Registers at the rate of seven times the LVDs input Clock (CLKIN). The data is then unloaded to a 21-bit wide LVTTL parallel bus at the CLKIN rate. A phase-locked loop Clock Synthesizer circuit generates a 7 Clock for internal clocking and an output Clock for the expanded data. The SN65LVDS96 presents valid data on the rising edge of the output Clock (CLKOUT).
The SN65LVDS96 requires only four line termination resistors for the differential inputs and little or no control. The data bus appears the same at the input to the transmitter and output of the receiver with data transmission transparent to the user(s). The only user intervention is the possible use of the shutdown/clear (SHTDN
By Texas Instruments
|SN65LVDS96 Pb-Free||SN65LVDS96 Cross Reference||SN65LVDS96 Schematic||SN65LVDS96 Distributor|
|SN65LVDS96 Application Notes||SN65LVDS96 RoHS||SN65LVDS96 Circuits||SN65LVDS96 footprint|