18-Bit Tri-Port Universal Bus Exchanger
The 'ABTH32318 consist of three 18-bit registered input/output (I/O) ports. These Registers combine D-type Latches and Flip-Flops to allow data flow in transparent, latch, and Clock modes. Data from one input port CAN be exchanged to one or more of the other ports. Because of the universal storage element, multiple combinations of real-time and stored data CAN be exchanged among the three ports.
Data flow in each direction is controlled by the output-enable (OEA, OEB, and OEC), select-control (SELA, SELB, and SELC), latch-enable (LEA, LEB, and LEC), and Clock (CLKA, CLKB, and CLKC) inputs. The A data Register operates in the transparent mode when LEA is high. When LEA is low, data is latched if CLKA is held at a high or low Logic level. If LEA is low, data is stored on the low-to-high transition of CLKA. Output data selection is accomplished by the select-control pins. All three ports have active-low output enables, so when the output-enable input is low, the outputs are active; when the output-enable input is high, the outputs are in the high-impedance state.
When VCC is between 0 and 2.1 V, the device is in the high-impedance state during power up or power down. However, to ensure the high-impedance state above 2.1 V, OE should be tied to VCC through a pullup resistor; the minimum value of the resistor is determined by the current-sinking capability of the driver.
Active bus-hold circuitry is provided to hold unused or floating data inputs at a valid Logic level.
The SN54ABTH32318 is characterized for operation over the full military temperature range of -55C to 125C. The SN74ABTH32318 is characterized for operation from -40C to 85C.
By Texas Instruments
|SN74ABTH32318 Pb-Free||SN74ABTH32318 Cross Reference||SN74ABTH32318 Schematic||SN74ABTH32318 Distributor|
|SN74ABTH32318 Application Notes||SN74ABTH32318 RoHS||SN74ABTH32318 Circuits||SN74ABTH32318 footprint|