SYNCHRONOUS FIRST-IN, FIRST-OUT MEMORIESThe SN74ALVC3631 SN74ALVC3641 and SN74ALVC3651 are high-speed, low-power, CMOS, synchronous
FIFO Memories that support Clock frequencies up to 100 MHz and have read access times as fast as 6.5 ns.
The 512 36, 1024 36, and 2048 36 dual-port SRAM FIFOs Buffer data from port A to port B. The FIFO Memories have retransmit capability, which allows previously read data to be accessed again. The FIFOs have
flags to indicate empty and full conditions and two programmable flags (almost full and almost empty) to indicate
when a selected number of words is stored in memory. Communication between each port takes place with two
36-bit mailbox Registers Each mailbox Register has a flag that signals when new mail has been stored. Two or
more devices are used in parallel to create wider data paths. Expansion also is possible in word depth. By Texas Instruments
|
|
SN74ALVC3631 Pb-Free | SN74ALVC3631 Cross Reference | SN74ALVC3631 Schematic | SN74ALVC3631 Distributor |
SN74ALVC3631 Application Notes | SN74ALVC3631 RoHS | SN74ALVC3631 Circuits | SN74ALVC3631 footprint |