3-line To 8-line Decoder / Demultiplexer
These Schottky-clamped TTL MSI circuits SN74S138A are designed to be used in high-performance memory decoding or data-routing applications requiring very short propagation delay times. In high-performance memory systems, these decoders CAN be used to minimize the effects of system decoding. When employed with high-speed Memories utilizing a fast enable circuit, the delay times of these decoders and the enable time of the memory are usually less than the typical access time of the memory. This means that the effective system delay introduced by the Schottky-clamped system decoder is negligible.
The 'LS138, SN54S138, and SN74S138A decode one of eight lines dependent on the conditions at the three binary select inputs and the three enable inputs. Two active-low and one active-high enable inputs reduce the need for external Gates or inverters when expanding. A 24-line decoder CAN be implemented without external inverters and a 32-line decoder requires only one inverter. An enable input CAN be used as a data input for demultiplexing applications.
All of these Decoder/Demultiplexers feature fully buffered inputs, each of which represents only one normalized load to its driving circuit. All inputs are clamped with high-performance Schottky Diodes to suppress line-ringing and to simplify system design.
The SN54LS138 and SN54S138 are characterized for operation over the full military temperature range of -55C to 125C. The SN74LS138 and SN74S138A are characterized for operation from 0C to 70C.
By Texas Instruments
|SN74S138A Pb-Free||SN74S138A Cross Reference||SN74S138A Schematic||SN74S138A Distributor|
|SN74S138A Application Notes||SN74S138A RoHS||SN74S138A Circuits||SN74S138A footprint|