14-Bit SSTL_2 Registered Buffer

This 14-bit registered Buffer is designed for 2.3-V to 3.6-V VCC operation and SSTL_2 data input and output levels.
All inputs are compatible with the JEDEC Standard for SSTL_2, except the LVCMOS reset (RESET) input. All outputs are SSTL_2, Class II compatible.
When RESET is low, the differential input receivers are disabled, and undriven (floating) data and Clock inputs are allowed. In addition, when RESET is low, all Registers are reset, and all outputs are forced low. The LVCMOS RESET input must always be held at a valid Logic high or low level.
To ensure defined outputs from the Register before a stable Clock has been supplied, RESET must be held in the low state during power up.
The SN74SSTL16857 is characterized for operation from 0C to 70C.
By Texas Instruments
Part Manufacturer Description Datasheet Samples
SN74SSTL16857DGGR Texas Instruments SSTL SERIES, POSITIVE EDGE TRIGGERED D FLIP-FLOP, TRUE OUTPUT, PDSO48, GREEN, PLASTIC, TSSOP-48
SN74SSTL16857 's PackagesSN74SSTL16857 's pdf datasheet
74SSTL16857DGGRE4 TSSOP
74SSTL16857DGGRG4 TSSOP
SN74SSTL16857DGGR TSSOP




SN74SSTL16857 Pinout, Pinouts
SN74SSTL16857 pinout,Pin out
This is one package pinout of SN74SSTL16857,If you need more pinouts please download SN74SSTL16857's pdf datasheet.

SN74SSTL16857 circuits will be updated soon..., now you can download the pdf datasheet to check the circuits!

Related Electronics Part Number

Related Keywords:

SN74SSTL16857 Pb-Free SN74SSTL16857 Cross Reference SN74SSTL16857 Schematic SN74SSTL16857 Distributor
SN74SSTL16857 Application Notes SN74SSTL16857 RoHS SN74SSTL16857 Circuits SN74SSTL16857 footprint
Hot categories