25-Bit Configurable Registered Buffer With Address-Parity Test

This 25-bit 1:1 or 14-bit 1:2 configurable registered Buffer is designed for 1.7-V to 1.9-V VCC operation. In the1:1 pinout configuration, only one device per DIMM is required to drive nine SDRAM loads. In the 1:2 pinout configuration, two devices per DIMM are required to drive 18 SDRAM loads.
All inputs are SSTL_18, except the reset (RESET
By Texas Instruments
Part Manufacturer Description Datasheet Samples
SN74SSTUB32866ZKER Texas Instruments 25-Bit Configurable Registered Buffer With Address-Parity Test 96-LFBGA -40 to 85
SN74SSTUB32866ZWLR Texas Instruments 25-Bit Configurable Registered Buffer With Address-Parity Test 96-BGA -40 to 85
SN74SSTUB32866 's PackagesSN74SSTUB32866 's pdf datasheet
SN74SSTUB32866ZKER LFBGA




SN74SSTUB32866 Pinout will be updated soon..., now you can download the pdf datasheet to check the pinouts !
SN74SSTUB32866 circuits will be updated soon..., now you can download the pdf datasheet to check the circuits!

Related Electronics Part Number

Related Keywords:

SN74SSTUB32866 Pb-Free SN74SSTUB32866 Cross Reference SN74SSTUB32866 Schematic SN74SSTUB32866 Distributor
SN74SSTUB32866 Application Notes SN74SSTUB32866 RoHS SN74SSTUB32866 Circuits SN74SSTUB32866 footprint
Hot categories