32768 X 18 Synchronous FIFO Memory
The SN74V263 SN74V273 SN74V283 and SN74V293 are exceptionally deep, high-speed, CMOS first-in first-out (FIFO) Memories with clocked read and write controls and a flexible bus-matching 9/18 data flow.
There is flexible 9/18 bus matching on both read and write ports.
The period required by the retransmit operation is fixed and short.
The first-word data-latency period, from the time the first word is written to an empty FIFO to the time it CAN be read, is fixed and short.
These FIFOs are particularly appropriate for network, Video telecommunications, data Communications and other applications that need to Buffer large amounts of data and match buses of unequal sizes.
Each FIFO has a data input port (Dn) and a data output port (Qn), both of which CAN assume either an 18-bit or 9-bit width, as determined by the state of external control pins? input width (IW) and output width (OW) during the master-reset cycle.
The input port is controlled by write-clock (WCLK) and write-enable (WEN) inputs. Data is written into the FIFO on every rising edge of WCLK when WEN is asserted. The output port is controlled by read-clock (RCLK) and read-enable (REN) inputs. Data is read from the FIFO on every rising edge of RCLK when REN is asserted. An output-enable (OE) input is provided for 3-state control of the outputs.
The frequencies of both the RCLK and the WCLK signals CAN vary from 0 to fMAX, with complete independence. There are no restrictions on the frequency of one Clock input with respect to the other.
There are two possible Timing modes of operation with these devices: first-word fall-through (FWFT) mode and standard mode.
In FWFT mode, the first word written to an empty FIFO is clocked directly to the data output lines after three transitions of the RCLK signal. REN need not be asserted for accessing the first word. However, subsequent words written to the FIFO do require a low on REN for access. The state of the FWFT/SI input during master reset determines the Timing mode in use.
In standard mode, the first word written to an empty FIFO does not appear on the data output lines unless a specific read operation is performed. A read operation, which consists of activating REN and enabling a rising RCLK edge, shifts the word from internal memory to the data output lines.
For applications requiring more data-storage capacity than a single FIFO CAN provide, the FWFT Timing mode permits depth expansion by chaining FIFOs in series (i.e., the data outputs of one FIFO are connected to the corresponding data inputs of the next). No external Logic is required.
These FIFOs have five flag pins: empty flag or output ready (EF/OR), full flag or input ready (FF/IR), half-full flag (HF), programmable almost-empty flag (PAE), and programmable almost-full flag (PAF). The IR and OR functions are selected in FWFT mode. The EF and FF functions are selected in standard mode. HF, PAE, and PAF always are available for use, regardless of Timing mode.
PAE and PAF CAN be programmed independently to Switch at any point in memory. Programmable offsets determine the flag-switching threshold and CAN be loaded by parallel or serial methods. Eight default offset settings also are provided, so that PAE CAN be set to Switch at a predefined number of locations from the empty boundary. The PAF threshold also CAN be set at similar predefined values from the full boundary. The default offset values are set during master reset by the state of FSEL0, FSEL1, and LD.
For serial programming, SEN, together with LD, loads the offset Registers via the serial input (SI) on each rising edge of WCLK. For parallel programming, WEN, together with LD, loads the offset Registers via Dn on each rising edge of WCLK. REN, together with LD, CAN read the offsets in parallel from Qn on each rising edge of RCLK, regardless of whether serial or parallel offset loading has been selected.
Also, the Timing modes of PAE and PAF outputs CAN be selected. Timing modes CAN be set to be either asynchronous or synchronous for PAE and PAF.
If the asynchronous PAE/PAF configuration is selected, PAE is asserted low on the low-to-high transition of RCLK. PAE is reset to high on the low-to-high transition of WCLK. Similarly, PAF is asserted low on the low-to-high transition of WCLK, and PAF is reset to high on the low-to-high transition of RCLK.
If the synchronous PAE/PAF configuration is selected , PAE is asserted and updated on the rising edge of RCLK only and not WCLK. Similarly, PAF is asserted and updated on the rising edge of WCLK only and not RCLK. The desired mode is configured during master reset by the state of the programmable-flag mode (PFM) pin.
The retransmit function allows data to be reread from the FIFO more than once. A low on the RT input during a rising RCLK edge initiates a retransmit operation by setting the read pointer to the first location of the memory array. Zero-latency retransmit Timing mode CAN be selected using the retransmit Timing mode (RM). During master reset, a low on RM selects zero-latency retransmit. A high on RM during master reset selects normal latency.
If zero-latency retransmit operation is selected, the first data word to be retransmitted is placed on the output Register with respect to the same RCLK edge that initiated the retransmit, if RT is low.
During master reset (MRS), the functions for all the operating modes are programmed. These include FWFT or standard Timing input bus width, output bus width, big endian or little endian, retransmit mode, programmable-flag operating and programming method, programmable-flag default offsets, and interspersed parity select. The read and write pointers are set to the first location of the FIFO Then, based on the selected Timing mode, EF is set low or OR is set high and FF is set high or IR is set low. Also, PAE is set low, PAF is set high, and HF is set high. The Q outputs are set low.
Partial reset (PRS) also sets the read and write pointers to the first location of the memory. However, the Timing mode, programmable-flag programming method, default or programmed offset settings, input and output bus widths, big endian/little endian, interspersed parity select, and retransmit mode existing before partial reset is asserted remain unchanged. The flags are updated according to the Timing mode and offsets in effect. PRS is useful for resetting a device in mid-operation when reprogramming programmable flags and other functions would be undesirable.
A big-endian/little-endian data word format is provided. This function is useful when data is written into the FIFO in long-word (18) format and read out of the FIFO in small-word (9) format. If big-endian mode is selected, the most significant byte (MSB) (word) of the long word written into the FIFO is read out of the FIFO first, followed by the least significant byte (LSB). If little-endian format is selected, the LSB of the long word written into the FIFO is read out first, followed by the MSB. The mode desired is configured during master reset by the state of the big-endian/little-endian (BE) pin.
The interspersed/noninterspersed parity (IP) bit function allows the user to select the parity bit in the word loaded into the parallel port (D0?Dn) when programming the flag offsets. If interspersed-parity mode is selected, the FIFO assumes that the parity bit is located in bit position D8 during the parallel programming of the flag offsets. If noninterspersed-parity mode is selected, D8 is assumed to be a valid bit and D16 and D17 are ignored. IP mode is selected during master reset by the state of the IP input pin. This mode is relevant only when the input width is set to 18 mode.
The SN74V263 SN74V273 SN74V283 and SN74V293 are fabricated using TI?s high-speed submicron CMOS technology.
For more information on this device family, see the following application reports: Interfacing TI High-Speed External FIFOs With TI DSP Via DSPs? External Memory Interface (EMIF) (literature number SPRA534) Interfacing TI High-Speed External FIFOs With TI DSP Via DSPs? Expansion Bus (XBus) (literature number SPRA547)
By Texas Instruments
|SN74V283-6GGM||Texas Instruments||IC 32K X 18 OTHER FIFO, 4.5 ns, PBGA100, PLASTIC, BGA-100, FIFO|
|SN74V283-15PZA||Texas Instruments||32768 x 18 Synchronous FIFO Memory 80-LQFP 0 to 70|
|SN74V283-6PZA||Texas Instruments||32768 x 18 Synchronous FIFO Memory 80-LQFP 0 to 70|
|SN74V283-10PZA||Texas Instruments||32768 x 18 Synchronous FIFO Memory 80-LQFP 0 to 70|
|SN74V283-15GGM||Texas Instruments||32KX18 OTHER FIFO, 10ns, PBGA100, PLASTIC, BGA-100|
|SN74V283-7.5GGM||Texas Instruments||32KX18 OTHER FIFO, 5ns, PBGA100, BGA-100|
|SN74V283-7.5PZA||Texas Instruments||IC 32K X 18 OTHER FIFO, 5 ns, PQFP80, TQFP-80, FIFO|
|SN74V283-7GGM||Texas Instruments||IC 32K X 18 OTHER FIFO, 5 ns, PBGA100, PLASTIC, BGA-100, FIFO|
|SN74V283-7PZA||Texas Instruments||32768 x 18 Synchronous FIFO Memory 80-LQFP 0 to 70|
|SN74V283-10GGM||Texas Instruments||IC 32K X 18 OTHER FIFO, 6.5 ns, PBGA100, PLASTIC, BGA-100, FIFO|
|SN74V283 Pb-Free||SN74V283 Cross Reference||SN74V283 Schematic||SN74V283 Distributor|
|SN74V283 Application Notes||SN74V283 RoHS||SN74V283 Circuits||SN74V283 footprint|