SSTU32865 1.8 V 28-bit 1:2 Registered Buffer With Parity For DDR2 RDIMM Applications

The SSTU32865 is a 1.8 V 28-bit 1:2 Register specifically designed for use on two rank by four (2R x 4) and similar high-density Double Data Rate 2 (DDR2) memory modules. It is similar in function to the JEDEC-standard 14-bit DDR2 Register but integrates the functionality of the normally required two Registers in a single package, thereby freeing up board real-estate and facilitating routing to accommodate high-density Dual In-line Memory Module (DIMM) designs. The SSTU32865 also integrates a parity function, which accepts a parity bit from the Memory controller compares it with the data received on the D-inputs and indicates whether a parity error has occurred on its open-drain PTYERR pin (active-LOW). The SSTU32865 is packaged in a 160-ball, 12 x 18 grid, 0.65 mm ball pitch, thin profile fine-pitch ball grid array (TFBGA) package, which-while requiring a minimum 9 mm x 13 mm of board space-allows for adequate signal routing and escape using conventional card technology.
By NXP Semiconductors
SSTU32865 's PackagesSSTU32865 's pdf datasheet

SSTU32865 Pinout, Pinouts
SSTU32865 pinout,Pin out
This is one package pinout of SSTU32865,If you need more pinouts please download SSTU32865's pdf datasheet.

SSTU32865 circuits will be updated soon..., now you can download the pdf datasheet to check the circuits!

Related Electronics Part Number

Related Keywords:

SSTU32865 Pb-Free SSTU32865 Cross Reference SSTU32865 Schematic SSTU32865 Distributor
SSTU32865 Application Notes SSTU32865 RoHS SSTU32865 Circuits SSTU32865 footprint