SY10E167 SY100E167 SY10E167 SY100E167 6-BIT 2:1 MUX-REGISTER

The SY10E167 SY100E167 SY10E167 SY100E167 offer six 2:1 multiplexers followed by D Flip-Flops with single-ended outputs, designed for use in new, high-performance ECL systems. The Select (SEL) control allows one of the two data inputs to the multiplexer to pass through. The two external Clock signals (CLK1, CLK2) are gated through a logical OR operation before use as control for the six Flip-Flops The selected data are transferred to the Flip-Flops on the rising edge of CLK1 or CLK2 (or both). By Micrel Semiconductor
SY100E167 's PackagesSY100E167 's pdf datasheet

SY100E167 Pinout, Pinouts
SY100E167 pinout,Pin out
This is one package pinout of SY100E167,If you need more pinouts please download SY100E167's pdf datasheet.

SY100E167 circuits will be updated soon..., now you can download the pdf datasheet to check the circuits!

Related Electronics Part Number

Related Keywords:

SY100E167 Pb-Free SY100E167 Cross Reference SY100E167 Schematic SY100E167 Distributor
SY100E167 Application Notes SY100E167 RoHS SY100E167 Circuits SY100E167 footprint
Hot categories