The TMS55160 TMS55161 TMS55170 TMS55171 multiport Video RAMs (VRAMs) are high-speed dual-ported memory devices. Each consists of a dynamic random-access memory (DRAM) organized as 262 144 words of 16 bits each interfaced to a serial-data Register [serial-access memory (SAM)] organized as 256 words of 16 bits each. These devices support three basic types of operation: random access to and from the DRAM serial access from the serial Register and transfer of data from the DRAM to the SAM. Except during transfer operations, these devices CAN be accessed simultaneously and asynchronously from the DRAM and SAM ports. The TMS551xx multiport VRAMs provide several functions designed to provide higher system-level bandwidth and to simplify design integration on both the DRAM and SAM ports (see Table 2). On the DRAM port, greater pixel draw rates are achieved by the block-write function. The TMS5516x devices 4-column block-write function allows 16 bits of data (present in an on-chip color-data register) to be written to any combination of four adjacent column-address locations, up to a total of 64 bits of data per CASx cycle time. Similarly, the TMS5517x devices 8-column block-write function allows 16 bits of data to be written to any combination of eight adjacent column-address locations, up to a total of 128 bits of data per CASx cycle time. Also on the DRAM port, the write-per-bit (or write-mask) function allows masking of any combination of the 16 DQs on any write cycle. The persistent write-per-bit function uses a mask Register that, once loaded, CAN be used on subsequent write cycles without reloading. All TMS551xx devices offer byte control. Byte control CAN be applied in write cycles, read cycles, block-write cycles, load-write-mask-register cycles, and load-color-register cycles. The TMS551xx devices offer enhanced-page-mode operation that results in faster access time. The TMS551x1 devices also offer extended-data-output (EDO) mode. The EDO mode is effective in both the page-mode and the standard DRAM cycles. The TMS551xx devices offer a split-register-transfer (DRAM to SAM) function. This feature enables real-time Register load implementation for continuous serial-data streams without critical Timing requirements. The serial Register is divided into a high half and a low half. While one half is being read out of the SAM port, the other half CAN be loaded from the DRAM For applications not requiring real-time Register load (for example, loads done during CRT-retrace periods), the full-register-transfer operation is retained to simplify system design. By Texas Instruments
TMS55170 's PackagesTMS55170 's pdf datasheet

TMS55170 Pinout, Pinouts
TMS55170 pinout,Pin out
This is one package pinout of TMS55170,If you need more pinouts please download TMS55170's pdf datasheet.

TMS55170 circuits will be updated soon..., now you can download the pdf datasheet to check the circuits!

Related Electronics Part Number

Related Keywords:

TMS55170 Pb-Free TMS55170 Cross Reference TMS55170 Schematic TMS55170 Distributor
TMS55170 Application Notes TMS55170 RoHS TMS55170 Circuits TMS55170 footprint
Hot categories