Serial Configuration Proms , Inc

The XC1701L XC1701 and XC17512L serial conguration PROMs (SCPs) provide an easy-to-use, cost-effective method for storing Xilinx FPGA conguration bitstreams. When the FPGA is in master serial mode, it generates a conguration Clock that drives the SCP. A short access time after the rising Clock edge, data appears on the SCP DATA output pin that is connected to the FPGA DIN pin. The FPGA generates the appropriate number of Clock pulses to complete the conguration. Once congured, it disables the SCP. When the FPGA is in slave mode, the SCP and the FPGA must both be clocked by an incoming signal. Multiple devices CAN be concatenated by using the CEO output to drive the CE input of the following device. The Clock inputs and the DATA outputs of all SCPs in this chain are interconnected. All devices are compatible and CAN be cascaded with other members of the family. For device programming, either the Xilinx Alliance or Foun- dation series development system compiles the FPGA design le into a standard Hex format, which is then trans- ferred to the programmer. By Xilinx Corp.
XC1701L 's PackagesXC1701L 's pdf datasheet
XC1701
XC17512L




XC1701L Pinout will be updated soon..., now you can download the pdf datasheet to check the pinouts !
XC1701L circuits will be updated soon..., now you can download the pdf datasheet to check the circuits!

Related Electronics Part Number

Related Keywords:

XC1701L Pb-Free XC1701L Cross Reference XC1701L Schematic XC1701L Distributor
XC1701L Application Notes XC1701L RoHS XC1701L Circuits XC1701L footprint
Hot categories